Cypress Semiconductor Perform CY7C1380D Dokumentacja Strona 25

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 46
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 24
Chapter 3: Building the SOPC System 3–13
Coordinate Components in the System
© June 2009 Altera Corporation Nios II System Architect Design Tutorial
Preliminary
3. To hide the arbitration priorities, on the View menu, click Show Arbitration.
Specify the Nios II Processor Boot Configuration
Immediately after it completes its hardware reset sequence, the Nios II processor
begins executing software located at a predefined memory location. The reset vector
specifies this location.
1 Altera recommends that your reset vector specify a non-volatile memory location.
When a software exception or interrupt event occurs, the Nios II processor begins
executing software in another predefined location.The exception vector specifies this
location.
To set the reset and exception vectors for the Nios II processor in your system,
perform the following steps:
1. In the Module Name column, double-click cpu. The Nios II processor
MegaWizard interface appears.
2. Under Reset Vector, for Memory, click ext_flash.
3. For Offset, type 0x100000.
4. Under Exception Vector, for Memory, click ssram.
5. For Offset, type 0x20.
Figure 3–12 shows the Nios II Processor MegaWizard interface after you perform
these steps.
Figure 3–11. Arbitration Priorities in Digital Picture Viewer SOPC Builder System
Przeglądanie stron 24
1 2 ... 20 21 22 23 24 25 26 27 28 29 30 ... 45 46

Komentarze do niniejszej Instrukcji

Brak uwag