Cypress Semiconductor Quad HOTLink II CYV15G0404RB Podręcznik Użytkownika Pobierz pdf (Strona 7)

Quad Independent Channel

HOTLink II™ CYV15G0404DXB

Video PHY Demonstration Board

Page 7 of 92

4.0 Board Architecture

The architecture of the board is shown in Figure 4-1 through Figure 4-4.

The heart of the board is the Quad Independent Channel HOTLink II CYV15G0404DXB device. The device has four independent

transceiver channels. Each transceiver has a transmitter with two outputs and a receiver with two selectable inputs. Each

CYV15G0404DXB channel also incorporates a reclocking deserializer. Each transmitter performs 10-to-1 serialization. Each

receiver includes a Clock and Data Recovery PLL (CDR PLL with embedded VCO and loop filter) and 1-to-10 deserializer. On

the board, the parallel interface of the CYV15G0404DXB is connected to the on-board FPGAs (U2 and U3). All serial outputs

(except OUTA2) are connected to commercially-available cable drivers. All serial inputs (excluding INA2) are connected to

commercially-available equalizers. The CYV15G0404DXB is configured via an 8-bit data/4-bit address configuration interface.

This configuration is controlled via a Cypress Microsystems PSoC microcontroller (U14). The architecture of the board is

described in the following sections.

4.1 Cable Driver and Equalizer Interfaces

The serial I/Os of the HOTLink II device are connected to various equalizers on the receive side and various cable drivers on the

transmit side as shown in Figure 4-1. The different cable drivers, equalizers and their connections to the HOTLink II device are

shown in Table 4-1. Note that all primary interfaces (INx1 and OUTx1) of each channel support multiformat (both HD and SD)

drivers and equalizers, while the secondary interfaces (INx2 and OUTx2) support SD only.

Figure 4-1. Placement of Cable Drivers and Equalizers and Channel-specific LEDs

INA2+/- SMA

(J3 and J5)

(No Equalizer)

OUTA2+/- SMA

(J4 and J2)

(No CableDriver)

INB1 (J11)

(GS1524

Equalizer)

OUTB1 (J9)

(GS1528 CD)

INB2 (J10)

(CLC014

Equalizer)

OUTB2 (J8)

(CLC001 CD)

INA1 (J7)

(GS1524

Equalizer)

OUTA1 (J6)

(GS1528 CD)

IND1 (J18)

(GS1524

Equalizer)

OUTD1 (J17)

(GS1528 CD)

IND2 (J19)

(CLC014

Equalizer)

OUTD2 (J16)

(CLC007 CD)

INC1 (J13)

(GS1524

Equalizer)

OUTC1 (J14)

(GS1528 CD)

INC2 (J15)

(GS9024

Equalizer)

OUTC2 (J12)

(GS9028 CD)

Channel A

LEDs

Channel B

LEDs

Channel C

LEDs

Channel D

LEDs

[+] Feedback

1 2 3 4 5 6 7 8 9 10 11 12 ... 91 92

Komentarze do niniejszej Instrukcji

Brak uwag

Cypress Semiconductor Quad HOTLink II CYV15G0404RB Podręcznik Użytkownika Strona 7

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Zegary ścienne Cypress Semiconductor Quad HOTLink II CYV15G0404RB