Cypress Semiconductor CYV15G0404DXB Podręcznik Użytkownika Pobierz pdf (Strona 17)

CYV15G0404DXB Evaluation Board

Users Guide

Page 17 of 56

6.0 Adjusting Settings on the Board

To successfully operate the device, the SPDSELx settings and configuration interface must be correctly configured. This section

provides directions on how to configure the device.

6.1 Speed Select Jumpers

To set the appropriate operating range for each channel’s transmit and receive PLL, jumpers need to be placed on the correct

SPDSELx headers for each channel. Shown in Figure 6-1 is a picture of the headers and the set-up of the jumpers. SPDSELD

is set to low by connecting a jumper across the right and center pins. The white dot that is beside each pin of the right column

represents the LOW level. SPDSELC is set to HIGH by connecting a jumper across the left and center pins. SPDSELB and

SPDSELA are set to MID by having no jumpers connected.

6.2 DIP Switches

The 2-level dip switches (DATA[7:0](S4), ADDR[3:0] (S1), RCLKEN[D..A] (S7), INSEL[D..A] (S3), ULC[D..A] (S3), and LPEN[D:A]

(S2)) are set HIGH or LOW as illustrated in Figure 6-2. Once again, the side of the switch with a dot represents the LOW level side.

Note. Disregard the numbering scheme that is inscribed directly on the DIP switches. Follow the numbering inscribed on the

board, directly below each switch. See Figure 6-2.

6.3 Asserting Values to Control Latches

1. Using the ADDR (S1) DIP switches shown in Figure 6-2, select the target address. For example, if the target address

ADDR[3:0] = 1010, press ADDR0 to the LOW side (see Figure 6-2), ADDR1 to the HIGH side, ADDR2 to the LOW side and

ADDR3 to the HIGH side.

2. Using the DATA (S4) DIP switches shown in Figure 6-2, select the values of the latches for the appropriate address bank.

Table 6-1 provides an example of a control latch configuration for address 10 (ADDR[3:0] = 1010), where DATA[7:0]

=10111010. The colored background represents a logic-1 value and the white background represents a logic-0 value.

3. Once the data signals are set up, they can be latched into the respective control latches by pressing the WREN

(S5) push

button (see Figure 6-3).

Figure 6-1. Speed Select Control with Jumpers

Set to LOW

Set to HIGH

Set to MID

Dot = LOW

Push this side

to set LOW

Push this side

to set HIGH

Dot = LOW

Use this number

scheme

Figure 6-2. Controlling Dip Switch Settings

Press to Reset

the Device

Press to latch in

data values

Jumpers connected

to enable WREN

RESET

buttons

Figure 6-3. Write Enable and Reset Buttons

[+] Feedback

1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 56 57

Komentarze do niniejszej Instrukcji

Brak uwag

Cypress Semiconductor CYV15G0404DXB Podręcznik Użytkownika Strona 17

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Zegary ścienne Cypress Semiconductor CYV15G0404DXB