
Document Number: 38-02009 Rev. *K Page 13 of 17
Figure 6. CYS25G0101DX Reference Clock Phase Noise Limits
Switching Waveforms
Transmit Interface Timing
Receive Interface Timing
CYS25G0101DX Reference Clock Phase Noise Limits
-155
-145
-135
-125
-115
-105
-95
-85
-75
1,000 10,000 100,000 1,000,000 10,000,000
Frequency (Hz)
Phase Noise (dBc)
TXCLKO
t
TXCLKODL
t
TXCLKODH
t
TXCLKO
TXCLKO
t
TXCLKODL
t
TXCLKODL
t
TXCLKODH
t
TXCLKODH
t
TXCLKO
t
TXCLKO
TXCLKI
TXD[15:0]
t
TXDS
t
TXDH
t
TXCLKIDL
t
TXCLKIDH
t
TXCLKI
TXCLKI
TXD[15:0]
t
TXDS
t
TXDS
t
TXDH
t
TXDH
t
TXCLKIDL
t
TXCLKIDL
t
TXCLKIDH
t
TXCLKIDH
t
TXCLKI
t
TXCLKI
Komentarze do niniejszej Instrukcji