Cypress Semiconductor STK11C68-5 Instrukcja Użytkownika Strona 3

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 15
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 2
STK11C68
Document Number: 001-50638 Rev. *C Page 3 of 15
Pin Configurations
Figure 1. Pin Diagram - 28-Pin SOIC/DIP and 28-Pin LLC
Pin Definitions
Pin Name Alt I/O Type Description
A
0
–A
12
Input Address Inputs. Used to select one of the 8,192 bytes of the nvSRAM.
DQ
0
-DQ
7
Input or
Output
Bidirectional Data I/O Lines. Used as input or output lines depending on operation.
WE W
Input Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the
I/O pins is written to the specific address location.
CE
E
Input Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the
chip.
OE
G
Input Output Enable, Active LOW. The active LOW OE input enables the data output buffers
during read cycles. Deasserting OE
HIGH causes the I/O pins to tristate.
V
SS
Ground Ground for the Device. The device is connected to ground of the system.
V
CC
Power Supply Power Supply Inputs to the Device.
1&
$
$
$
$
$
$
$
$
'4
'4
'4
9
66
9
&&
1&
$
$
$




















$

'4
'4
'4
'4
'4
$

:(
2(
&(
723
Not recommended for new designs.
In production to support ongoing production programs.
[+] Feedback
Przeglądanie stron 2
1 2 3 4 5 6 7 8 ... 14 15

Komentarze do niniejszej Instrukcji

Brak uwag