Cypress Semiconductor Perform CY7C1372D Podręcznik Użytkownika Strona 83

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 97
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 82
7.1.1.4 ii_quixote_dio
Supported Platforms: Quixote
Description:
This component is a simple digital IO port used on Quixote that has an input register and output
register. It may be used a simple digital control port or easily customized.
The 32 UD DIO pins are connected to an input register and may be captured in the register on
rising edge of the system clock (d_clk) when ud_rd is true. The output register may be written to
on rising edge of the system clock (d_clk) when ud_wr is true.
The configuration bits are used by the top level logic to control the direction of each UD byte as
input or output. The configuration bits are written to on a rising edge of the system clock (d_clk)
when ud_config_wr is true.
Innovative Integration FrameWork Logic User Guide 83
Drawing 1ii_quixote_dio Block Diagram
Przeglądanie stron 82
1 2 ... 78 79 80 81 82 83 84 85 86 87 88 ... 96 97

Komentarze do niniejszej Instrukcji

Brak uwag