Cypress Semiconductor CY8C24423 Arkusz Danych

Przeglądaj online lub pobierz Arkusz Danych dla Oprogramowanie Cypress Semiconductor CY8C24423. Cypress Semiconductor CY8C24423 Datasheet Instrukcja obsługi

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj

Podsumowanie treści

Strona 1 - IDE Guide

IDE GuideDocument # 001-42655 Rev *BCypress Semiconductor198 Champion CourtSan Jose, CA 95134-1709Phone (USA): 800.858.1810Phone (Intnl): 408.943.2600

Strona 2 - Copyrights

10 PSoC Designer IDE Guide, Document # 001-42655 Rev *BIntroductionfrom the View menu that show details of different aspects of PSoC Designer. You can

Strona 3 - Contents

100 PSoC Designer IDE Guide, Document # 001-42655 Rev *BAssemblerThe Output Status (or error-tracking) window of Code Editor is where the status of fi

Strona 4 - 4. Code Editor 87

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 101AssemblerFor example, an assembly function that is passed a single byte as a parameter and has

Strona 5 - 7. Debugger 109

102 PSoC Designer IDE Guide, Document # 001-42655 Rev *BAssemblerFunctions with more complex input parameters or return values can be written using th

Strona 6 - 8. Flash Protection 133

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 1036. Build ManagerIn this chapter you learn the details of building a project, discover more abo

Strona 7 - 1. Introduction

104 PSoC Designer IDE Guide, Document # 001-42655 Rev *BBuild ManagerEach time you build your project, the Output Status window in Code Editor is clea

Strona 8 - 1.1 Application Overview

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 105Build Manager The Enable Paging checkbox is used to enable or disable large memory model appl

Strona 9 - 1.1.3 Code Editor

106 PSoC Designer IDE Guide, Document # 001-42655 Rev *BBuild Manager6.3.1 ImageCraft Specific Linker OptionsConfiguration options of imagecraft spec

Strona 10 - 1.1.5 Board Monitor

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 107Build Manager6.4 LibrarianThe library and archiving features of PSoC Designer provide system s

Strona 11 - 1.2 Chapter Overviews

108 PSoC Designer IDE Guide, Document # 001-42655 Rev *BBuild Manager

Strona 12 - 1.4 Conventions

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 1097. DebuggerIn this chapter you learn how to download your project to the In-Circuit Emulator (

Strona 13 - 1.4.1 Acronyms

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 11Introduction1.1.6 DebuggerThe debugger has multiple windows that allow you to interact with and

Strona 14 - 1.6 Revision History

110 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebuggerThe PSoC ICE User Guide teaches you how to connect the ICE to your computer, configure

Strona 15 - 2. Chip-Level Editor

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 111Debugger7.2 Menu OptionsThe Debugger and ICE toolbars incorporate the most important Debugger

Strona 16 - Chip-Level Editor

112 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger7.3 Connecting to the ICEYou must establish a communication link between the PC and th

Strona 17 - 2.2 Create a Project

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 113Debuggermenu item. The results of the connection attempt are displayed in the Output window. A

Strona 18

114 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger7.5 Debug StrategiesDebugger commands allow you to read and write program and data mem

Strona 19 - 2.3 Placing User Modules

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 115DebuggerTo help with troubleshooting, you can view your application source files inside the De

Strona 20

116 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebuggerThe trace log entries are logged before the instruction is executed. The contents of t

Strona 21 - 2.3.1 Rotating a Placement

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 117Debugger7.5.3 CPU and Register Views There are five areas that are readable and writable durin

Strona 22 - 2.3.3 Global Resources

118 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger7.5.4 Watch VariablesWatch Variables can be set by right clicking a variable in a sour

Strona 23

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 119Debugger7.5.4.1 Array Types Added to Global and Local Watch VariablesArray types were added to

Strona 24

12 PSoC Designer IDE Guide, Document # 001-42655 Rev *BIntroduction1.3 SupportFree support for PSoC Designer is available online at http://www.cypress

Strona 25

120 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger4. Fill in the applicable thread fields (i.e., Low Compare, Input Select, High Compare

Strona 26

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 121Debugger7.5.5.3 Event ExamplesHere are a few examples for common events.Find Memory WriteTo br

Strona 27 - 2.5 Specifying Interconnects

122 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger1. Access the Debugger Events dialog box by clicking Debug > Events.Figure 7-9. St

Strona 28 - 2.5.1 Connecting User Modules

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 123Debugger12.Set Input select to A, Low compare and High compare to 32, and leave the Input Mask

Strona 29

124 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger7.6 I2C Debugger7.6.1 Connecting to the ICEAn important setting for each PSoC Designer

Strona 30

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 125Debuggercally. A hex file generated with Debug Mode enabled will not run on the PSoC device un

Strona 31

126 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebuggerThe I2C Debugger doesn’t use the external emulator and has a limited number of break p

Strona 32

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 127DebuggerUsually, the contents of the watch variable's memory location are displayed and m

Strona 33

128 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger To display a single element or field of an array or struct, select just that element

Strona 34

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 129DebuggerChecking the Hexadecimal item in the Watch Window's pop-up menu toggles all data

Strona 35

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 13Introduction1.4.1 AcronymsThese are the acronyms used throughout this guide. [bracketed, bold]

Strona 36

130 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger7.7 Programming the PartProgramming the part is done once debugging is complete. By do

Strona 37 - 2.6 Specifying the Pinout

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 131DebuggerAlternatively, the device can be programmed on the target board using the Serial Progr

Strona 38

132 PSoC Designer IDE Guide, Document # 001-42655 Rev *BDebugger

Strona 39

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 1338. Flash ProtectionFlash Program Memory Protection (FPMP) allows you to select one of four pro

Strona 40

134 PSoC Designer IDE Guide, Document # 001-42655 Rev *BFlash Protection8.2 About flashsecurity.txtThe FPMP file, flashsecurity.txt, is added to each

Strona 41

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 135Flash ProtectionFigure 8-2 is an example of a flashsecuriy.txt file.Figure 8-2. Example of fl

Strona 42 - 2.6.2 Port Drive Modes

136 PSoC Designer IDE Guide, Document # 001-42655 Rev *BFlash ProtectionFor example, if you have a Flash data table that can be changed using a Flash

Strona 43 - 2.6.3 Port Interrupts

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 137Appendix A. Troubleshooting This appendix presents solutions for some potential system problem

Strona 44 - 2.7 Tracking Device Space

138 PSoC Designer IDE Guide, Document # 001-42655 Rev *BA.2 Troubleshooting the Code EditorProblem: You cannot see the Output tab in the Project windo

Strona 45 - 2.8 Design Rule Checker

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 139A.3 Troubleshooting the DebuggerProblem: User cannot connect to a pod.Solution: There are a fe

Strona 46

14 PSoC Designer IDE Guide, Document # 001-42655 Rev *BIntroduction1.5 ReferencesThis guide is part of a larger documentation suite for the PSoC Desig

Strona 47 -  Timer8_1INT.asm

140 PSoC Designer IDE Guide, Document # 001-42655 Rev *BA.6 I2C Hot SwappingProblem: The PSoC does not function independently as a hot swap controller

Strona 48 - 2.12 APIs and ISRs

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 141A.9 Using an External USB HubProblem: Use an external USB hub to program your PSoC TWICE as fa

Strona 49 - 2.12.1 Working with ISRs

142 PSoC Designer IDE Guide, Document # 001-42655 Rev *BA.11 Project Cloning WarningsProblem: You clone a project and receive what seem to be strange

Strona 50

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 143Problem: You have minibars stacked on the left side of the screen pushing down the view-able s

Strona 51

144 PSoC Designer IDE Guide, Document # 001-42655 Rev *B

Strona 52 - 2.13 Dynamic Reconfiguration

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 145Appendix B. Build ProcessThis appendix describes the build utilities and process and provides

Strona 53

146 PSoC Designer IDE Guide, Document # 001-42655 Rev *BB.2 Make ProcessB.2.1 Environment VariablesPATH: Change the path to add the PSoC designer tool

Strona 54 - 2.13.4.2 Port Pin Settings

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 147B.2.3.2 project.mkProject.mk is generated by psocmakemake.exe from environment variables and t

Strona 55 - 2.13.4.4 Code Generation

148 PSoC Designer IDE Guide, Document # 001-42655 Rev *Bmaster make file also statically adds an include paths to ./lib and %PSOCDIR%/tools/include. H

Strona 56

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 149CODECOMPRESSOR – This is used by the linker in the master make file. PSoC Designer’sProject &g

Strona 57 - 2.13.4.8 Limitations

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 152. Chip-Level EditorThe Chip-Level Editor allows you to work directly with the resources availa

Strona 58 - UnloadConfig routine

150 PSoC Designer IDE Guide, Document # 001-42655 Rev *BB.2.3.3 Local.mkThis file contains additional make instructions. It is not touched by the make

Strona 59 - 3. System-Level Editor

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 151B.4 ExamplesB.4.1 Batch Build FileThis is a .bat file that builds a project; here PSoC Designe

Strona 60 - System-Level Editor

152 PSoC Designer IDE Guide, Document # 001-42655 Rev *BB.4.3 Add External Files to the ProjectThis is a trick for local.mk to have a ‘custom’ rule to

Strona 61 - 3.2 Create a New Project

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 153Glossary A)active windows Subsystem-related windows that are open and workable.analog PSoC blo

Strona 62 - 3.2.2 Use Pop Up Menus

154 PSoC Designer IDE Guide, Document # 001-42655 Rev *BGlossarydesign (export/import)One or more loadable configurations that can be exported from a

Strona 63 - 3.2.4 Use the Design Toolbar

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 155GlossaryminiProg1 Developmental programmer that provides a low-cost solution for learning abou

Strona 64 - 3.3 Simulating Your Design

156 PSoC Designer IDE Guide, Document # 001-42655 Rev *BGlossary

Strona 65 - 3.4 Drivers

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 157IndexAaddress spaces 96addressing modes 96analog input connection 38analog section, manually t

Strona 66 - 3.5 Valuators

158 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCopyrightstroubleshooting 139typical event uses 121watch variables 119default input connection

Strona 67 - 3.6 Transfer Functions

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 159II2C hot swapping, troubleshooting 140ICEconnecting to PC 112troubleshooting 139ICE, connectin

Strona 68 - 3.6.1.7 LiteralCode

16 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor2.1 Chip-Level Editor OverviewThe Chip-Level Editor gives you complete control

Strona 69

160 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCopyrightsmake process 146make utility 99menu options in the debugger 111microprocessor (MCU)

Strona 70 - 3.8 Selecting a Configuration

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 161internal 95removing user modules 21rename user modules 20resource manager 19resource meter 44r

Strona 71 - 3.9 Assigning Pins

162 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCopyrightsVversion control system 89Wwatch variablesarray types 119global 119working in applic

Strona 72 - 3.10 Generating Output

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 17Chip-Level Editor2.2 Create a ProjectIn order to program the desired functionality into a PSoC

Strona 73 - 3.11.1 Preparing Your Design

18 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor3. In the Select Project Type dialog box, click View Catalog to access a detai

Strona 74

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 19Chip-Level Editor6. Click OK. Your workspace directory with folders is created and is listed in

Strona 75

2 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCopyrightsCopyrightsCopyright © 2002-2009 Cypress Semiconductor Corporation. The information con

Strona 76

20 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editordata sheet when you click on a user module, select View > Datasheet Window.

Strona 77

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 21Chip-Level EditorIf user modules are already placed, then there are some cases when user module

Strona 78

22 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor1. Click each drop-arrow (in parameter value fields) and make your selections.

Strona 79 - 3.13 Monitoring Your Design

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 23Chip-Level Editor32K_SelectThe 32K_Select parameter allows selection of the internal 32 kHz osc

Strona 80

24 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorCLKOUT SourceSelects one of the clocks, internal SysClk, external, low power 3

Strona 81

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 25Chip-Level EditorPower Setting [Vdd/SysClock Freq]This parameter allows you to select the SysCl

Strona 82 - 3.14 Tuning Your Design

26 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorTrip Voltage [LVD (SMP)]A precision POR circuit is integrated into the PSoC. T

Strona 83

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 27Chip-Level EditorDesigner. A complete discussion of the relation of the sleep and watchdog time

Strona 84

28 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor2.5.1 Connecting User ModulesThese procedures show you how to make certain typ

Strona 85

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 29Chip-Level Editor1. Click on the target Globalxxx vertical line.2. Select the global input to o

Strona 86

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 3Contents1. Introduction 71.1 Application Overview ...

Strona 87 - 4. Code Editor

30 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor1. Click on the target AnalogColumn_Clock_x Mux.Figure 2-8. Setting the Analo

Strona 88

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 31Chip-Level EditorAnalog Output BufferThe Analog Output Buffers can be connected to the associat

Strona 89 - 4.1.2 Project File System

32 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorEnable Input for a Digital BlockTo set the Enable Input connection on a digita

Strona 90 - 4.1.5 PSoCConfig.asm

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 33Chip-Level EditorRBotMux for a CT Analog BlockTo select a RBotMux for a CT Analog Block, follow

Strona 91 - Code Editor

34 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorComparator Analog LUTComparator Analog LUT connections do not apply to CY8C25x

Strona 92 - 4.2 Working in Code Editor

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 35Chip-Level EditorInput vertical line.) In this floating window you can also click the white box

Strona 93 - 4.2.4 Removing Files

36 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorRow Logic Table SelectTo set Row Logic Table Select connections:1. Click on th

Strona 94 - 4.2.5 Searching Files

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 37Chip-Level EditorOnce you open the Digital Interconnect Row Global Output window, you can selec

Strona 95 - 5. Assembler

38 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorAnalog InputTo set Analog Input connections. 1. Click on the target Port_0_x.2

Strona 96 - 5.2.3 Addressing Modes

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 39Chip-Level EditorGlobal_IN_xGlobal_IN_x connections apply to a PSoC device in this manner: CY8

Strona 97 - 5.4 List File Format

4 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCopyrights2.12.1 Working with ISRs ...

Strona 98 - 5.5 Assembler Directives

40 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorStdCPUTo set StdCPU connections:1. Click on the target Port_x_x or select the

Strona 99 - 5.6 Instruction Set

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 41Chip-Level Editor2. From the Select menu select XtalIn.Figure 2-28. Select CXtalOut for Port 1

Strona 100 - and undeclared

42 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorOn the device you see the designation color coded according to the legend next

Strona 101 - Assembler

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 43Chip-Level Editor Click the pin and make settings in the device pinout Change port-related fi

Strona 102

44 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor3. Click OK.The port name and DisableInt appears in the port-related fields un

Strona 103 - 6. Build Manager

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 45Chip-Level EditorThe resource meter tracks Analog Blocks, Digital Blocks, RAM, ROM, and the use

Strona 104 - 6.2 C Compiler

46 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorYou can run the DRC at any time or any number of times during project developm

Strona 105 - 6.3 Linker

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 47Chip-Level Editor2.10 Source Files Generated by Generate Project OperationTable 2-1 lists and d

Strona 106 - Build Manager

48 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editorstrings if you safely define the interrupt vector and install your own handler

Strona 107 - 6.4 Librarian

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 49Chip-Level Editoran .h file for configurations of a 16-bit PWM (Pulse Width Modulator) created

Strona 108

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 54.1.3 boot.asm ...

Strona 109 - 7. Debugger

50 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor 4 Analog Columns VC3 GPIO 16 Digital Blocks I2C Sleep TimerThe configur

Strona 110 - Debugger

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 51Chip-Level EditorWhen the application is generated, code is produced for the Timer32_1 User Mod

Strona 111 - 7.2 Menu Options

52 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level EditorContinuing the example, 2Ch corresponds to DCB03. There are no interrupt handl

Strona 112 - 7.3 Connecting to the ICE

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 53Chip-Level Editor1. Right click the Loadable Configuration folder in the Workspace Explorer and

Strona 113 - 7.4 Downloading to the Pod

54 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor2.13.3 Renaming ConfigurationsTo rename a loadable configuration in your PSoC

Strona 114 - 7.5 Debug Strategies

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 55Chip-Level Editor CustomPinName_DriveMode_0_ADDR CustomPinName_DriveMode_1_ADDR CustomPinNam

Strona 115 - 7.5.1 Trace

56 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editorrestore the base configuration user modules. The ReloadConfig_xxx function ens

Strona 116 - 7.5.2 Break Points

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 57Chip-Level Editor2.13.4.5 PSoCDynamic Files Three files are generated when additional configura

Strona 117 - 7.5.3 CPU and Register Views

58 PSoC Designer IDE Guide, Document # 001-42655 Rev *BChip-Level Editor If an overlapping configuration is loaded and then unloaded, register labels

Strona 118 - 7.5.4 Watch Variables

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 593. System-Level EditorThe System-Level Editor allows you to select and configure various design

Strona 119 - 7.5.5 Dynamic Event Points

6 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCopyrights7.6.4 Debug Strategies for I2C Debugger ...

Strona 120 - 7.5.5.2 Typical Event Uses

60 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor3.1 System-Level Editor OverviewThe System-Level Editor gives you the abilit

Strona 121 - Stack Overflow

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 61System-Level Editor3.2 Create a New ProjectClick File → New Project, or [Ctrl] + [Shift] + [N]

Strona 122

62 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level EditorAs you go through the Drivers and Valuators list in the Driver Catalog, A Cu

Strona 123 - 7.5.6 End Point Data

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 63System-Level Editor Replace – Brings up a catalog of drivers and lets you replace the existing

Strona 124 - C Debugger

64 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor3.2.5 Delete ElementsTo delete any element, including text labels and boxes,

Strona 125 - 7.6.5 Break Points

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 65System-Level Editor3.3.3 LOG.csv FileWhen you run simulation manually, PSoC Designer creates a

Strona 126 - 7.6.6 Watch Variables

66 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level EditorOutput drivers implement these transfer functions: PriorityEncoder StatusE

Strona 127

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 67System-Level Editor StateMachine – The new output state is based upon the current state and th

Strona 128

68 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor3.6.1.4 PriorityEncoderA PriorityEncoder provides a method to generate a sin

Strona 129

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 69System-Level Editor Local variable declaration. Read only access to project variables and val

Strona 130 - 7.7 Programming the Part

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 71. IntroductionPSoC Designer™ is two tools in one. It combines a full featured integrated develo

Strona 131

70 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor3.8 Selecting a ConfigurationThe first step in building your design is to se

Strona 132

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 71System-Level Editor3.8.2 BOM VendorThis pull down list allows you to select a specific vendor (

Strona 133 - 8. Flash Protection

72 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editorlighted in green. The green highlighting indicates that those pins will acce

Strona 134 - 8.2 About flashsecurity.txt

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 73System-Level EditorWhen the hex file generation is complete, PSoC Designer compiles the design

Strona 135 - 8.3 FPMP File Errors

74 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor1. Open PSoC Designer2. Create a new project with an appropriate name.3. Cre

Strona 136 - Flash Protection

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 75System-Level EditorFor this example select CY8C29466, 28-Pin PDIP/SSOP/SOIC. Make certain to se

Strona 137 - Appendix A. Troubleshooting

76 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor7. Clear all pin assignments by clicking the Unassign All Pins button.The re

Strona 138

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 77System-Level Editor10.Select each of the other drivers and repeat the process until all the dri

Strona 139 - A.4 ICE Configuration

78 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level EditorYour seemingly simple design is, in fact, complex and ready for further cust

Strona 140 - A.8 Trace Issues

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 79System-Level EditorThe application loads with the PSoC Designer hex file in memory. Follow inst

Strona 141 - A.10 POD Detection Problem

8 PSoC Designer IDE Guide, Document # 001-42655 Rev *BIntroduction1.1 Application OverviewPSoC Designer contains several subsystems: Chip-Level Editor

Strona 142 - A.12 AreaName Not Defined

80 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level EditorThe monitor desktop looks very similar to the simulation desktop, except tha

Strona 143

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 81System-Level Editor2. If your design does not already have an I2C interface, choose an I2C slav

Strona 144

82 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor11.Interacting with the controls on the board will register in the board mon

Strona 145 - Appendix B. Build Process

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 83System-Level Editor2. Make sure that the Flash Interface is Enabled in the Device Configuration

Strona 146 - B.2 Make Process

84 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level EditorThe tuner window for the driver displays.2. Touch the button on the board th

Strona 147 - B.2.3.2 project.mk

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 85System-Level Editor5. To see exactly where a button triggers you can move your finger slowly on

Strona 148

86 PSoC Designer IDE Guide, Document # 001-42655 Rev *BSystem-Level Editor

Strona 149

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 874. Code EditorIn this chapter you learn how to create the project code. 4.1 File Definitions an

Strona 150 - B.3.1 ImageCraft License key

88 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCode Editor4.1.1 File Types and ExtensionsWhen you create a project, a root directory with thre

Strona 151 - B.4 Examples

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 89Code Editor4.1.2 Project File SystemThe project file system (workspace explorer) setup is like

Strona 152 - B.4.4 Change Link Order

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 9Introduction1.1.2 System-Level EditorThe PSoC Designer System-Level Editor contains three deskto

Strona 153 - Glossary

90 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCode Editorassembled and linked source, they are read only. You can also access the Output tab

Strona 154

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 91Code EditorThe registerName registers vary with the chip device description and include all reg

Strona 155

92 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCode Editor4.2 Working in Code EditorBefore you begin adding and modifying files, take a few mo

Strona 156

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 93Code Editor4.2.2 Adding New FilesTo add a file: 1. Click the New File icon or select File >

Strona 157

94 PSoC Designer IDE Guide, Document # 001-42655 Rev *BCode Editor4.2.5 Searching FilesIn addition to the standard Find/Replace feature in PSoC Design

Strona 158

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 955. AssemblerIn this chapter you receive high-level guidance on programming assembly language so

Strona 159

96 PSoC Designer IDE Guide, Document # 001-42655 Rev *BAssembler5.2.1 Address SpacesThere are three separate address spaces implemented in the Assembl

Strona 160

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 97Assembler5.2.4 Destination of Instruction ResultsThe result of a given instruction is stored in

Strona 161

98 PSoC Designer IDE Guide, Document # 001-42655 Rev *BAssembler5.5 Assembler DirectivesThe PSoC Designer Assembler allows the assembler directives li

Strona 162

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 99Assembler5.6 Instruction Set To access a complete instruction in detail within PSoC Designer, c

Komentarze do niniejszej Instrukcji

Brak uwag